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I. INTRODUCTION

P
OWER distribution network (PDN) design is a critical part of a high-speed digital system design. The PDN on a printed circuit board (PCB) extends from the voltage regulator module (VRM) to the IC pins. The objective of the PDN design is to provide a low-noise power supply to the ICs within some peak voltage ripple. There is a significant similarity in the PDN for the package and chip for substrates that use substantial, solid area fills, which ultimately provide the power and power return currents to individual transistors. The switching of these individual transistors causes a transient current draw from the supply, and leads to a voltage disturbance on the PDN. When many such transistors switch simultaneously, there can be a large voltage ripple, which propagates along the PDN from the chip K. Shringarpure, S. Pan, J. Fan, B. Archambeault, and J. L. Drewniak are with the Missouri University of Science and Technology, Rolla, MO 65401 USA (e-mail: krsv3f@mst.edu; spmq3@mst.edu; jfan@mst.edu; brucearch@aol. com; drewniak@mst.edu).
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Digital Object Identifier 10.1109/TEMC.2016.2535459 to the PCB [1] . The PDN is designed to limit the voltage ripple to meet the system requirements for normal IC functioning [2] . This voltage disturbance, initiated from the transient switching, propagates along the PDN, and can easily couple to other power or signal nets, causing EMI and SI issues in the system [3] - [9] . High layer-count PCBs used in products have many power, power-return, and signal-return planes and/or area fills, which form several resonant cavities, as shown in Fig. 1 . The PDN is comprised of complex shaped area fills for the power net and the power return net. The IC pins and the decoupling capacitors, placed on the top or the bottom of the PCB, are connected to the power fill using plated through holes or vias. For such real PCBs, the PDN impedance has been conventionally used as an approach to analyze the PDN design [10] , because this impedance can be used to calculate the noise voltage developed due to a noise current [11] . Also, the transfer impedance between two ports on the PDN is a measure of the noise voltage at a victim IC resulting from a current draw at a different IC.
For PDNs that employ area fills for power nets in the PCB, there are several methods to calculate the PDN impedance. Numerical solutions like the finite-difference time-domain method [12] , [13] , and the finite-element method [14] have been used. Boundary integral formulations have also been used [15] - [17] . Other numerical formulations including the transmission line matrix method [18] , partial element equivalent circuit [19] method, and circuit extraction from mixed potential integral equations method [20] are approaches from which a SPICE compatible equivalent circuit model for the PDN geometry can be extracted. A transmission line method has also been used that is compatible with the simulation tools that include transmission line modeling [21] . The technique in [22] and [23] extracts a circuit model from the physics-based resonant cavity formulation with a lumped circuit representation for each mode, but due to the complexity of the geometry, for the simulations to converge with good accuracy, this model has to account for a large number of modes and hence uses a large number of circuit elements.
These modeling techniques provide solutions for discovery and post-layout analysis from the lower frequency where the power planes are electrically small to the higher frequency where the distributed resonances occur. But for the real geometry, these techniques lead to time and memory intensive simulations, or complex circuit models which do not provide clear insight for design. Moreover, to use these techniques for a high layer count PCB is not straight forward, merely due to the complexity of the geometry.
In this paper, the multilayered stack up is divided into platepair cavities to be solved individually. Within each plate-pair cavity, using inductance extraction [24] , based on a cavity model formulation [25] , the inductance of the vias and planes can be extracted and represented as circuit elements. As these cavities only couple through the vias, they are stitched together at via nodes in a network fashion [26] . A lumped element model can be created with the extracted via/plane inductance and the capacitance of parallel plates. But, for a production PCB geometry, such a model, with an inductor to represent every via in every cavity, will result in a circuit with a large number of elements. Additionally, the inductors, representing the vias within a cavity will have mutual inductances with each other. This results in the difficulty of a large element count in the equivalent model for the PDN. A previously reported circuit reduction approach combined the parallel inductor elements by grouping them according to the direction of current on the vias and association with each capacitor [26] . This assumption that the direction of currents on the return vias is known limits the application of this methodology from being used for a production board design, which has many return vias not clearly associated with just the IC or particular decaps.
To overcome this limitation, a new way to treat the reduction is proposed herein, where all the return vias are treated as elements connected in parallel between two return planes, without assuming any current direction on them. Then, an equivalent inductor for all the return vias can be obtained, representing an effective return current within a parallel-plate pair. The dielectric loss in the parallel plate cavity is added to the model with a conductance element in parallel with the plate-pair capacitance. Many practical assumptions for modeling a PCB geometry are discussed and implemented. This paper provides the detailed handling of circuit elements, and issues associated with the real world PCB geometries. This model, which can be easily used in with a SPICE solver, still preserves the physical representation and hence allows the designer to identify the contributions from individual geometry features. It thus provides the PDN designer with an increased intuition and understanding of the physics in PDN design.
The contribution of this paper is to provide a practical methodology to model a multilayered PCB with many decoupling capacitors and return vias, using a circuit model with comparatively small number of circuit elements. The methodology proposed herein, aims at modeling the low frequency behavior of the PDN accurately, and does not focus on capturing the distributed behavior manifested in the modal resonances of the planes. Included comparison of model results and measurements show the low frequency behavior and the inductive trends at high frequencies are captured well, but the cavity modes are not.
II. REDUCED PHYSICS-BASED EQUIVALENT CIRCUIT MODEL
The PDN geometry has a cavity structure formed by the area fills of the power net and the power return (also denoted as the "ground" or the "return") net. The cavity model is used to get an analytical expression for the self and transfer impedance between the vias in the cavity [25] , [27] , [28] . The impedance for a rectangular cavity can be written as a sum of the parallel plate capacitance and an equivalent frequency dependent via-plane inductance as
where
Here, m and n are the modal indices in the x and y directions, respectively. The cavity dimensions are a, b, and d in x, y, and z directions, respectively. The port locations are centered at the coordinates (x i , y i ) and the port dimensions are W xi and W yi for the ith port, and similarly for the jth port. The permittivity in the cavity is ε and the permeability is μ. Perfect magnetic conductor boundary conditions are used for (1) in which the fringing electric fields are neglected. The (m, n) = (0, 0) mode in (1) represents the capacitance of the cavity and rest of the modes contribute to the inductance of the vias and planes [24] . The frequency dependent L ij is relatively constant up to 60% of the first cavity-resonance frequency [29] . The low frequency value is then the same as the dc value from (2) . A lumped circuit model is created using the low frequency inductance value and capacitance of the cavity. Here, each inductor represents the self-and mutual inductance associated with the current in a via and the plane region around it. Above the first cavity-resonance frequency, some modes will not be evanescent, and their contribution may introduce an error [29] .
A parallel-plate cavity as shown in Fig. 2 (a) can be modeled with the circuit shown in Fig. 2 (b) within the bounds previously discussed. The geometry has several power and return vias. Some power vias may be connected to the IC and other power vias may be connected to the decoupling capacitors. The model uses an inductor element for each via with a mutual inductance between every pair, and a capacitor (C Planes ) and conductance (G Planes ) for the parallel plate capacitance with lossy dielectric. The observation port uses the nodes of inductors representing the IC power via as a positive terminal of the port and the reference is the top plane node for the top layer. The decoupling capacitor models can be connected to the inductors representing the respective power vias.
Many nonideal geometry features in a real PCB make its modeling more challenging. In a real PCB, the IC may have many power nets, each with an arbitrary shaped power net fill at some layer connected by many power vias. The power and return net fills are then connected with vias to many decoupling capacitors placed on either side of the board. Depending on the design requirements, the number of decoupling capacitors used could vary from a few to several hundred. Every capacitor has dedicated vias which connect it to the power and return nets. Fig. 3(a) shows one such PCB with an IC on the top layer connected to a power net fill on an inner layer through many vias. Decoupling capacitors on top and bottom of PCB connect to the power fill through vias. Some decoupling capacitors are also present on the bottom of the IC, which share the IC power vias to connect to the power area fill. The power cavity, formed with neighboring return planes is highlighted. There are many return vias on the PCB for providing a good return path to the power current.
The model for such a multilayered PCB could be extrapolated from the single cavity modeling approach. The multilayer geometry is divided vertically at the plane layers into plate-pair cavities and each cavity is then modeled individually. Planes assigned to other power nets (or floating nets) can be ignored since they do not affect the input impedance of the model for the power net being studied. The inductance extraction in [24] is used to extract the L matrix which has the self-inductance and the mutual inductance corresponding to each via location in the cavity. The inductance extraction assumes a rectangular cavity. The shape and size of the cavity remain the same as board size, except for the cavities formed by the power layer with return layer above and below it, as highlighted in the stack up in Fig. 3(a) . The board size is used for inductance calculation for larger cavities, and a smaller equivalent rectangle is used for the power cavity. The inductance values are linearly proportional to cavity height, so the inductance calculation is run once for the small power cavity and once for the board size cavity and then scaled for all other cavities with different heights. When the lumped circuit models for all the cavities are stacked together and connected at the corresponding via nodes, a large circuit of inductors is created with an inductor for each via in each cavity, as shown in Fig. 3(b) .
Here, the capacitance and conductance of each cavity are calculated for parallel plate geometry with negligible fringing fields. These parallel plate capacitors are connected between the nodes representing the plane layers. The vias which are connected to these plane layers also have corresponding inductor terminals connected to the plane layer nodes. The model accounts for the dielectric loss using conductance placed in parallel with the capacitor. The model represents the geometry from the topmost plane layer to the bottommost plane layer. The decoupling capacitors are connected to terminals of the inductors representing the corresponding power vias and the topmost or the bottommost reference layer nodes. The model for the decoupling capacitors should include the parasitic effect of the interconnect structure above the top plane or below the bottom plane, as required. Thus, the model for the PCB PDN, along with decoupling capacitors is complete.
However, in a real PCB, with high layer count, hundreds of return vias, and many decoupling capacitors and IC power pins, the number of elements in the shown model will be unnecessarily high, requiring greater computational resources. To resolve this, an improved model reduction technique over [26] is developed, which can easily handle real or practical structures. Once in the circuit domain, the inductors for all the return vias and the power vias are grouped as shown in Fig. 4(a) . The return net is shown in grey and the power net in black. The grouping of inductors is based on their connections and nets represented.
There are five groups, of which two groups are formed with power net elements, L1 and L2, and three groups with return net elements, L3, L4 and L5. The power net inductors from top layer to the power layer (layer with power fill) are grouped as L1. The inductors from the power layer to the bottom layer are grouped as L2. To group the return net elements, the closest return net layers above and below the power layer are identified, and the groups are divided at these layers. From the top layer to the closest return layer above the power layer, all return net inductors are grouped as L3. Between the closest return layers above and below the power layer, the return net elements from the group L4. From the closest return layer below the power layer to the bottom, the return net elements are grouped as L5.
For the groups L3 and L5, the inductors representing return net vias are shorted at each return plane node, in parallel with the 'C's and 'G's for each cavity. These inductors represent the conduction current path along the planes and vias, and the 'C's and 'G's represent the alternate displacement current path for the return current. In the frequency range of interest, the return vias offer lower impedance compared to the plane-toplane capacitors, and removing these capacitors and resistors between return planes does not affect the model response. Physically, this means that at the critical frequencies for PDN on PCB, the return path is dominated by the conduction current through return vias. A single C and G pair is connected from top return plane to closest return plane above the power layer, also from the closest return plane below power layer to bottommost return layer. These are series combinations of all the components representing the displacement currents between return planes.
There are two steps in the circuit reduction, while accounting for the mutual terms between the inductors. The series elements are combined first, as in Fig. 4(b) . The series inductances in group L1 and L2 can be combined. For L3, L4, and L5 groups also, the inductors can be added like series elements. In this step, the mutual terms which exist between the elements in different groups are also added. The circuit is then reduced to Fig. 4(b) , and if there are many cavities in the original circuit, then this step will show a large reduction in the number of elements in the circuit. The next step combines the parallel elements in all groups. The groups representing return vias, L3, L4, and L5, have all their elements in parallel, thus reducing to a single element each. The L1 and L2 groups, representing the power net vias, are not in parallel. However, when the PDN impedance is observed from the IC with multiple power pins, a port is defined between the power and return nets, by combining together all the power via nodes at the IC to PCB interface. Then, all the elements in group L1 representing the IC power vias also occur in a parallel configuration between the top layer and power plane node. These elements can also be reduced to a single element.
Considering m return vias and n power vias, the reduction of the m return vias is illustrated. The current-voltage relation for all the inductor groups can be used to write a matrix equation as
where the inductance matrices, L ij (i and j take values from 1 to 5), represent the self-inductance and the mutual inductance matrices for the elements in the L1-L5 groups. The vectors,Ī andV , represent the currents through and voltages across each element in the corresponding groups. The voltages across the parallel elements are assumed to be the same so the voltage vector has the corresponding terms repeated as
(4) The current through the equivalent single element is the sum of all the individual currents. As the L3, L4, and L5 groups are reduced to a single element, 
In order to reduce the parallel circuit elements, the inverse of the inductance matrix is taken, denoted asB, and the rows and columns in B corresponding to the m return vias in L3, L4, and L5 groups are added as shown in (6) . Taking the inverse of B in (6) , at the bottom of the page, gives
Some inductor groups which did not have a mutual inductance term before reduction may get some mutual inductance terms due to the reduction after two matrix inversion processes. This is still physical as this was an indirect coupling, which after reduction showed up as a direct coupling. As the number of return vias in production PCBs is very large, a major portion of the circuit is reduced with this step. This reduction technique can reduce the size of matrix from (2 * n + 3 * m) rows and columns to (2 * n + 3) rows and columns, where m is the number of return vias and n is the number of power vias.
Also, if the observation port has many power vias, included in the L1 group, then these could also be further reduced simplifying the circuit, in the similar method. Fig. 4(c) shows such combination of IC power vias and also the reduction of return vias. If the analysis requires more ports to be defined, the one-to-one relation between the geometry features and circuit elements allows defining more ports at required locations in the model.
Thus, the final reduced circuit model, shown in Fig. 4(c) , can be run with a SPICE engine to find the input impedance of the PDN over frequency. There exists a relationship from the geometry to the circuit model elements to the response, based on the current path physics in each frequency range. Some implications of the circuit reduction are discussed in Section IV.
III. VALIDATION WITH MEASUREMENTS
To validate the modeling methodology, a production level PCB was modeled. A comparison of the modeling results and the measurements is shown in this section. The modeled board has many ASICs, and each has a number of power nets. The PCB has a 28 layer stack up, shown in Fig. 5 . The power net of interest is routed on the 16 th layer, where it has an area fill. There are many plane layers for signal and power return (ground). Also, other power nets fills are present on different layers in the stack up. There are other power nets routed on layers 13-15. The power return is on layer 12 and 17. The top and the bottom layers of the board are return planes.
In this board, shown in Fig. 6 , there are 43 surface mount capacitors connected to the concerned net, of which 17 capacitors are under the ASIC, 7 are on the bottom but away from the ASIC, and 19 on top layer around the ASIC. There are 243 return vias in the vicinity of the power net and the caps, all included in the modeling. The input impedance is measured between a pair power and return pads at the top plane where the ASIC is supposed to connect. The measurements were taken in three steps:
Step 1 with one capacitor connected at the bottom, Step 2 with 19 top capacitors connected at the top layer, and Step 3 with all 43 capacitors connected at both top and bottom.
The model is built in the same manner as described in Section II. The final models for each verification step are shown in Fig. 7 . The inductance matrix is first calculated for all via locations, 43 power vias and 243 return vias, for one cavity. Rectangular approximate shape is used for the power cavity in- ductance calculation, and the complete size of the board is used for inductance calculation of all other cavities. The inductance matrix is scaled using cavity heights to find the self-and mutual inductance in each group described in Fig. 4(a) . The parallel element reduction technique in (3)- (7) is used to reduce the number of return via representing inductors.
In the model, the power plane area is used to find the parallel plate capacitance with its neighboring return planes. The area fills belonging to other power nets (not being studied) act as floating nodes between two return nodes or between a return node and a power net node under study. Effectively, it acts as a connecting node between two plane-pair capacitors in series, and can be removed by replacing two series capacitors with an effective capacitance. This provides another useful reduction in modeling the production boards: when studying one power net, all other power nets can be considered as floating. For the present application of studying the input impedance of one power net, this works sufficiently well.
The model described is for the complete set of IC vias, power and return planes, the vias connecting the decoupling capacitors, and all the return vias in this region. The models for the three steps only differ in connection of decoupling capacitors to the PCB. The Step 1 model will have one capacitor model connecting between the respective power via node and the bottom layer node. The Step 2 model will have 19 capacitors models connected between the respective power via inductor nodes and the top layer node. The Step 3 has all 43 capacitors connected between the power via inductor nodes and the bottom or top layer nodes, depending on their location. Fig. 7 , used to describe the model, does not show all the capacitors for the Step 2 and Step 3, to reduce the complexity of the circuit model. Also, the mutual inductance between the inductors is accounted for as explained in Section II. Each case is simulated by connecting a vendor provided SPICE models of the capacitors, across the power via inductance node and top/bottom return layer nodes.
The model response comparison with measurements is shown in Fig. 8 . The measurements are made across one particular IC power net via and its neighboring return net pad using calibrated wafer probes. For a meaningful comparison, the IC port in the model is defined across the same via node at the top layer with the return net node at the top layer. The measurements have high noise floor problems due to the dynamic range of the measuring instrument and the setup. The low frequency measurements were not available for the Step 1, so the measurement data starts at 80 MHz for this case.
The response of a typical PCB PDN is observed to be a combination of inductive and capacitive regions separated by poles and zeros. Each feature in the response depends on a specific set of circuit model elements, which represent corresponding geometry features. As physics from the current path in each frequency region defines this dependency, it can be used to evaluate the model performance.
Low frequency capacitance is the total decoupling capacitance, is fairly captured in Step 2 and Step 3, which depends on the tolerance of the capacitor values. The mid frequency inductance depends on the current path from the IC to decaps and back, modeled by the self-and mutual inductances between the different vias and planes, along with the capacitor SPICE models. The mid frequency inductance changes from Step 1 to
Step 3 as more capacitors are progressively added to the PDN, and captured well by the model. The high frequency inductance representing the current path between the IC and power cavity, and is not affected significantly by the number or location of the capacitors. This is captured in all cases, and remains almost constant from Step 1 to Step 3 since the current path remains the same. The lumped resonance (pole) frequencies are captured well but the magnitudes are OFF, because the model accounts for the dielectric losses only, not accounting for the conductor loss, and the ESR of decaps is not accurately known for each package size and decap value. The distributed resonances, seen in the measurement data, cannot be captured with this methodology, which is a known limitation. Fig. 8(d) provides a more practical picture of the input impedance, as it shows the input impedance of the PDN seen with all 17 IC vias used as the observation port in the circuit model. The change affects the current path from the IC to the power cavity and by comparison, it is observed that the mid frequency and high frequency inductance both are significantly reduced. 
IV. DISCUSSIONS
The methodology was illustrated for the one power layer design, but can be extended easily to the case with the power net having area fills on multiple layers. Also, the geometry is assumed to have at least one return layer above and below the power layer. This implies that the high layer-count boards would not have the power layer on the topmost plane layer or bottommost plane layer, which is usually the case.
There may be signal layers at the top or bottom, which allow for routing and component layout. A signal layer at the topmost or bottommost layer in the PCB will require some parasitic elements to be added to the capacitor model, but for the scope of this paper, we use a solid return plane on top and bottom of the PCB. The lumped circuit model is not sufficient as the frequency increases and distributed behavior begins, as expected, but the input impedance is dominated by the evanescent modes contributing to a lumped circuit behavior and so the response trend is still valid but distributed resonances are not captured. The proposed approach does account for the wave coupling between the different power nets, i.e., coupling between power area fills, as accurately as the input impedance. However, the transfer impedance between different nets is dominated by wave coupling in the propagating modes. Thus, this model cannot be used for calculation the noise coupling between different nets. Also, the interpower net coupling is not the primary focus of this paper.
The circuit elements representing all the return vias are merged into three elements during the reduction process. This reduction follows the circuit domain rules for current and voltage continuity and no approximations are used. Some physics is lost, in the sense that there are equivalent elements for all return vias as compared to unique elements representing the individual vias in the return current path. This leads to mapping of the return currents of IC and decaps, on the same equivalent circuit elements after reduction. But the complexity of the model is reduced significantly as the number of return vias is usually very large in this region in a production PCB.
The circuit model is based on inductance extraction from the rectangular cavity model and its limitations are also inherited. The exact shape of the power layer is used to find the capacitance of power cavity correctly. However, the inductance accuracy is dependent on how close is the used rectangular shape to the real shape. As long as the power vias are far away from the real power shape edge, which is not a part of the approximated rectangular shape, the approximation will have a small effect on the accuracy of the inductance extraction. This assumption about the negligible effect of power plane shape for inductance calculations was demonstrated to hold in the modeled PCB. The error in the inductance calculation for the real power layer shape comes from the difference in current distribution which is shown to be high near the vias, but rapidly decays as the observation point moves away from the via [30] . The current distribution contours in [30] show the critical region in the rectangle, which if present in real shape, then can be modeled with an equivalent rectangle. In high layer count boards with power layer deep in the stack up, the via connection inductance dominates the input impedance, thus making the exact power shape less critical. Some PDNs use traces for routing power, and cannot make use of this methodology unless a model is inserted for the power traces.
V. CONCLUSION The paper shows a PDN modeling methodology and implementation details to model the PCB-PDNs with good accuracy. This was verified by modeling a production level PCB structure and comparing the model response with measurements. The methodology provides a reduced circuit which can be simulated in a SPICE based solver to get the input impedance of the PDN. The model preserves most of the current path physics, which helps to map the circuit elements onto the corresponding geometry features. It provides for an insight to the designer, to relate the design choices to the PDN impedance features. The model has also been reduced to a great extent, considerably reducing the simulation time, and hence is suitable for optimization algorithms.
